Microstructure Optimization via Grain‐Boundary Segregation to Enhance DC Bias Dielectric Performance of BaTiO <sub>3</sub> Multilayer Ceramic Capacitors (Adv. Mater. 1/2026)

J Ji‐Sang An (Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejeon 34141 South Korea) J Juneseo Ahn Y Younghwan Lim (Department of Materials Science and Engineering) H Hyung Bin Bae (KAIST Analysis Center) J Jungho Ryu S Sung‐Yoon Chung (Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejeon South Korea)

Article Details

Volume / Issue Vol. 38, Issue 1
Published January 01, 2026
ISSN 0935-9648
Publisher Unknown Publisher

Journal Info

Advanced Materials

Unknown Publisher

ISSN: 0935-9648 Physical Sciences

Authors (6)

J

Ji‐Sang An

Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejeon 34141 South Korea

J

Juneseo Ahn

Y

Younghwan Lim

Department of Materials Science and Engineering

H

Hyung Bin Bae

KAIST Analysis Center

J

Jungho Ryu

S

Sung‐Yoon Chung

Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejeon South Korea