Shaik Asiya, Satheesh Kumar S. "Low power and high-speed quadrate node upset tolerant latch design using CNTFET." Scientific Reports (2025). https://doi.org/10.1038/s41598-025-28311-z