Asiya, S., S, S. K. (2025). Low power and high-speed quadrate node upset tolerant latch design using CNTFET. Scientific Reports. https://doi.org/10.1038/s41598-025-28311-z