Hossain, M. R., Rahman, M. S., Zaman, K. S., Fezzani, W. E., Bhuiyan, M. A. S., Kang, C. C., Yew, T. J., Miraz, M. H. (2025). Low latency FPGA implementation of twisted Edward curve cryptography hardware accelerator over prime field. Scientific Reports. https://doi.org/10.1038/s41598-025-99100-x