Niranjan, T., Nayak, A., Veeramachaneni, S., Ahmed, S. E. (2025). Design of a low-delay 4-bit parallel prefix adder using QCA technology. Scientific Reports. https://doi.org/10.1038/s41598-025-04742-6