toosanloo, S. A., Javidan, J. (2025). Design and optimization of a quaternary booth multiplier in quaternary logic using carbon nanotube transistors. Scientific Reports. https://doi.org/10.1038/s41598-025-19704-1